FIELD: radio engineering.
SUBSTANCE: receiving device can be configured with an auxiliary p-MOSFET with Vref monitoring or a resolved multistage auxiliary p-MOSFET to allow the receiving device to operate at Vref=0 V like a conventional receiving CMOS device. The receiving device can also be configured by an auxiliary n-MOSFET with Vref monitoring to allow the input receiving device based on Vref to operate with possibility of programming on bias current and trip point at Vref=(0.5-0.7) Vdd, depending on the ratio of impedance the driving device before the last to the parallel terminal impedance for switching on/off the chip.
EFFECT: possibility of maintaining a wide range of reference voltage Vref, wherein the described versions of the invention are efficient in terms of area, power and throughput.
25 cl, 9 dwg
Title | Year | Author | Number |
---|---|---|---|
DEVICE FOR CORRECTING PULSE RATIO OF INPUT SIGNAL | 2011 |
|
RU2467473C1 |
CONTENT-ADDRESSABLE MEMORY WITH COMPOUND PARALLEL-SERIAL SEARCH | 2006 |
|
RU2406167C2 |
MEMORY DEVICE BASED ON CHANGE IN RESISTANCE | 2014 |
|
RU2620502C2 |
REFERENCE VOLTAGE SOURCE | 2021 |
|
RU2767980C1 |
CHARGE OR PARTICLE DETECTION | 2003 |
|
RU2339973C2 |
TERNARY CMOS WITH NOR LOGIC ELEMENT | 2011 |
|
RU2468510C1 |
INTEGRAL ELECTRONIC CMOS SYNAPSE | 2023 |
|
RU2808951C1 |
TERNARY CMOS "NOT" LOGIC ELEMENT | 2011 |
|
RU2481701C2 |
CMOS EXCLUSIVE-OR LOGIC GATE | 2023 |
|
RU2814896C1 |
RING CMOS VOLTAGE CONTROLLED OSCILLATOR | 2011 |
|
RU2455755C1 |
Authors
Dates
2012-11-27—Published
2008-05-28—Filed