FIELD: information technology.
SUBSTANCE: according to one of the embodiments, memory device based on the resistance change includes a memory cell, a reading amplifier and a global bit line. Memory cell is in the location of crossed local bit line and word line. Memory cell is connected both to a local bit line and a word line. Reading amplifier reads the data stored in the memory cell by read current supply to the memory cell. Global bit line is connected between the local bit line and the reading amplifier. Global read bit line delivers read current supplied through the reading amplifier to the local bit line. Reading amplifier charges the global bit line before the local bit line and the global bit line are connected to each other.
EFFECT: reduction of recording and reading time.
20 cl, 9 dwg
Title | Year | Author | Number |
---|---|---|---|
SEMICONDUCTOR STORAGE DEVICE | 2015 |
|
RU2681344C1 |
MAGNETIC MEMORY AND METHOD OF MANAGEMENT OF IT | 2014 |
|
RU2628221C1 |
SEMICONDUCTOR MEMORY DEVICE | 2014 |
|
RU2642960C2 |
MEMORY DEVICE WITH CHANGE OF RESISTANCE | 2016 |
|
RU2702271C2 |
HIGH-CAPACITY SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR ARRANGING SIGNAL-CARRYING BUSES IN IT | 1995 |
|
RU2170955C2 |
MEMORY DEVICE AND METHOD OF ITS CONTROL | 2016 |
|
RU2669872C1 |
SEMICONDUCTOR STORAGE DEVICE | 2015 |
|
RU2682387C1 |
PERMANENT STORAGE AND PROCESS OF CONTROL OVER IT | 1996 |
|
RU2190885C2 |
MAGNETORESISTIVE MEMORY DEVICE | 2014 |
|
RU2653131C2 |
SUPERHIGH-SPEED SUPERINTEGRATED LARGE-SCALE METAL-OXIDE-SUPERCONDUCTOR RANDOM-ACCESS MEMORY BUILT AROUND AVALANCHE TRANSISTORS | 1999 |
|
RU2200351C2 |
Authors
Dates
2017-05-26—Published
2014-03-11—Filed