FIELD: electronic engineering.
SUBSTANCE: invention relates to methods for manufacturing discrete semiconductor devices using a highly developed surface relief. A method for manufacturing diffusion diodes using a highly developed surface relief with a deep mesostructure includes forming a deep mesostructure with matching elements over a dielectric mask, local oxidation of the side surface of the mesostructure over the dielectric mask, removing masking coatings, forming a diffusion transition, and forming a metallization overlapping the mesostructure over the dielectric coating of the upper ohmic contact, whereas at the first stage, before the formation of a deep mesostructure with matching elements in a single technological cycle, matching elements are formed, some of which can be either protected by dielectric or resistive layers, or unprotected and are intended mainly for linking the coordinates of the deep surface relief to semiconductor wafer and carrying out subsequent process operations, and other matching elements are additionally protected from the influence of subsequent process operations by resistive or other masks and are opened only before use for more accurate matching of the deep relief of the mesostructure with structural elements of the diode crystal requiring more accurate matching.
EFFECT: invention provides a more accurate matching of the deep relief of the mesostructure with the rest of the structural elements of the diode crystal during its manufacture, which makes it possible to achieve the required accuracy in the dimensions of the overlap of the mesostructure by metallization of the upper ohmic contact and the reproducibility of the structural dimensions and device characteristics of the manufactured diodes.
1 cl, 7 dwg
Title | Year | Author | Number |
---|---|---|---|
STRAIN-GAGE TRANSDUCER MANUFACTURING PROCESS | 1994 |
|
RU2076395C1 |
METHOD OF MANUFACTURING DIODE WITH TERAHERTZ RANGE WHISKER | 2016 |
|
RU2635853C2 |
METHOD OF MANUFACTURE OF FIELD-EFFECT TRANSISTORS ON THE BASE OF GALLIUM ARSENIDE | 0 |
|
SU1831731A3 |
MANUFACTURING TECHNIQUE FOR FIELD-EFFECT SEMICONDUCTOR STRUCTURES WITH CONTROL P-N JUNCTION AND VERTICAL CHANNELS | 1991 |
|
SU1797413A1 |
METHOD OF METALLIZING INTEGRATED CIRCUITS | 1987 |
|
SU1477175A1 |
PROCESS OF MANUFACTURE OF SEMICONDUCTOR COMPONENTS OF SHF HIGH-POWER TRANSISTOR MICROASSEMBLIES | 1991 |
|
RU2017271C1 |
METHOD FOR MANUFACTURING OF INTEGRAL CONVERTERS | 2018 |
|
RU2698486C1 |
METHOD OF MANUFACTURING INTEGRATED CIRCUITS | 1978 |
|
SU705934A1 |
PROCESS OF MANUFACTURE OF POWERFUL SHF TRANSISTOR STRUCTURES WITH STABILIZING EMITTER RESISTORS | 1991 |
|
RU2024994C1 |
MODE OF FABRICATION OF SEMICONDUCTOR SHF LIMITER DIODES BY GROUP METHOD | 2011 |
|
RU2452057C1 |
Authors
Dates
2023-06-07—Published
2020-10-14—Filed