METHOD OF STORING DATA IN PROCESSOR CACHE MEMORY AND PROCESSOR FOR ITS IMPLEMENTATION Russian patent published in 2025 - IPC G06F12/871 G06F15/76 

Abstract RU 2835778 C1

FIELD: physics.

SUBSTANCE: invention relates to microprocessors equipped with cache memory for data storage. Technical result is achieved by performing the steps of the method, at which: determining the first and second groups of target values, which have sequences of most significant bits with the same bit values, placing the first and second sequences of most significant bits, respectively, in the first and second common unit storage structures, while the sequence of the least significant bits of each target value of the first and second groups is placed in a unit storage structure, which is individual for a given target value, creating an array mask, preserving a characteristic value, which determines the belonging of the target value to the first or second group, in the process of retrieving an array from cache memory, each target value is obtained by concatenating a first or second sequence of most significant bits and a sequence of least significant bits.

EFFECT: simple design of the processor, the cache memory of which is capable of storing data in a compressed form.

8 cl, 5 dwg

Similar patents RU2835778C1

Title Year Author Number
MULTICORE PROCESSOR WITH HIERARCHICAL CACHE MEMORY CAPABLE OF STORING DATA IN COMPRESSED FORM 2024
  • Surchenko Aleksandr Viktorovich
RU2837061C1
PROCESSOR WITH ADVANCED STORAGE OF CALLED ADDRESSES 2024
  • Ber Nikita Alekseevich
RU2832273C1
METHOD FOR SWITCHING CONTEXT OF TASKS AND PROCEDURES IN A PROCESSOR 2006
  • Kovalenko Sergej Savvich
  • Khromov Sergej Andreevich
  • Krylatykh Jurij Petrovich
  • Vasil'Ev Nikolaj Petrovich
  • Vinokurov Andrej Vladimirovich
RU2320002C2
PROCESSORS, METHODS, SYSTEMS AND COMMANDS WITH PACKED DATA ELEMENTS PREDICATION 2014
RU2612597C1
COMMANDS, PROCESSORS, METHODS AND SYSTEMS OF MULTIPLE REGISTERS ACCESS TO MEMORY 2014
  • Khinton Glen
  • Toll Bret
  • Singal Ronak
RU2636675C2
PROCESSOR WITH ADVANCED TRANSITION PREDICTOR 2024
  • Trofimov Valentin Borisovich
  • Ber Nikita Alekseevich
RU2832441C1
SYSTEM AND METHOD OF COUNTING INITIAL ZERO BITS AND COUNTING INITIAL UNIT BITS IN DIGITAL SIGNAL PROCESSOR 2006
  • Kub Kristofer Ehdvard
  • Ljan Tszjan'
RU2409837C2
PARTIAL WIDTH LOADING DEPENDING ON REGIME, IN PROCESSORS WITH REGISTERS WITH LARGE NUMBER OF DISCHARGES, METHODS AND SYSTEMS 2014
  • Rash Uilyam K.
  • Santiago Yazmin A.
  • Dikson Martin Gaj
RU2638641C2
PROCESSORS, METHODS, SYSTEMS AND INSTRUCTIONS FOR TRANSCODING POINTS OF UNICODE VARIABLE LENGTH CODE 2014
  • Ko Shitszon
RU2638766C2
PROCESSORS, METHODS AND SYSTEMS FOR GAINING ACCESS TO REGISTER SET EITHER AS TO NUMBER OF SMALL REGISTERS, OR AS TO INTEGRATED BIG REGISTER 2014
  • Toll Bret L.
  • Singal Ronak
  • Gaj Baford M.
  • Neik Mishali
RU2639695C2

RU 2 835 778 C1

Authors

Surchenko Aleksandr Viktorovich

Dates

2025-03-04Published

2024-08-07Filed