FIELD: semiconductor microelectronics. SUBSTANCE: MIS transistor includes semiconductor substrate of first conduction type, regions of drain and source of second conduction type formed in it and electrode of gate. Between regions of drain and source additional region of first conduction type is formed which is located at distance from drain region bigger than width of depletion region of backward-biased p-n junction of drain at maximum operating voltage. Concentration of dopant in this region exceeds concentration of dopant in substrate and is determined by value of required threshold voltage. Minimal dimensions of additional region exceed width of region of spatial charge with inversion on its surface. Substrate has low concentration of dopant, for instance 1·1013-8·1014cm-3 qu. cm for silicon. EFFECT: ensured stability of operation of transistor at reduced temperatures and great voltages. 1 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD FOR MANUFACTURING SILICON-ON-SAPPHIRE MIS TRANSISTOR | 2004 |
|
RU2298856C2 |
IGFET | 1986 |
|
SU1355061A1 |
METHOD FOR MANUFACTURING OF MIS-NANOTRANSISTOR WITH LOCAL AREA FOR BURIED INSULATION | 2012 |
|
RU2498447C1 |
FIELD-EFFECT TRANSISTOR | 1993 |
|
RU2120155C1 |
MEMORY CELL | 1992 |
|
RU2018994C1 |
METHOD FOR MANUFACTURING MIS TRANSISTOR WITH LOCAL SECTIONS OF BURIED INSULATOR | 2002 |
|
RU2235388C2 |
SEMICONDUCTOR STORAGE | 1998 |
|
RU2216819C2 |
FIELD-EFFECT P-N TRANSISTOR AND ITS MANUFACTURING PROCESS | 1992 |
|
RU2102818C1 |
IGFET | 1991 |
|
SU1809707A1 |
MEMORY CELL | 1984 |
|
SU1153768A1 |
Authors
Dates
1994-02-15—Published
1986-12-29—Filed