METHOD OF MAKING IGFET Russian patent published in 1994 - IPC

Abstract RU 2018992 C1

FIELD: methods of making IGFET large-scale integrated circuits. SUBSTANCE: IGFET is made by forming gate with vertical walls onto surface of semiconductor silicon plate with the first type of conductivity. Slowly diffusing impurity with the second type of conductivity is introduced into the plate at both sides of the gate by ion implantation. Source-drain firing areas of implanted impurity are created; these areas are low doped. Dielectric layer is deposited onto the surface, which has step relief. Close-to-wall dielectric areas are produced by anisotropic plasma etching of deposited layer. Slowly diffused second-type conductivity impurity is ion implanted into the plate on both sides of close-to-wall areas. Quickly diffusing impurity with the same type of conductivity is ion implanted and string doped source-drain areas are produced simultaneously by firing, as well as intermediate areas, which have degree of doping, as be more, than low doped, but lower than strong-doped ones. As a result diffusion profile is smoothed and short-channel effects are attenuated. EFFECT: improved efficiency. 2 dwg, 1 tbl

Similar patents RU2018992C1

Title Year Author Number
MIS TRANSISTOR MANUFACTURING PROCESS 1991
  • Krasnitskij V.Ja.
  • Dovnar N.A.
  • Smal' I.V.
SU1829782A1
METHOD FOR MANUFACTURING MIS TRANSISTOR WITH LOCAL SECTIONS OF BURIED INSULATOR 2002
  • Denisenko Ju.I.
  • Krivelevich S.A.
RU2235388C2
IGFET 1991
  • Krasnitskij V.Ja.
  • Dovnar N.A.
  • Smal' I.V.
SU1809707A1
METHOD FOR MANUFACTURING OF MIS-NANOTRANSISTOR WITH LOCAL AREA FOR BURIED INSULATION 2012
  • Krivelevich Sergej Aleksandrovich
  • Korshunova Dar'Ja Dmitrievna
  • Pron' Natal'Ja Petrovna
RU2498447C1
METHOD FOR MANUFACTURING SILICON-ON-SAPPHIRE MIS TRANSISTOR 2004
  • Adonin Aleksej Sergeevich
RU2298856C2
MIS TRANSISTOR MANUFACTURING PROCESS 1987
  • Zemskij V.N.
  • Venkov B.V.
  • Fursov V.V.
  • Mel'Nikova I.I.
  • Moiseeva L.V.
  • Amirkhanov A.V.
SU1554686A1
METHOD FOR MANUFACTURING SELF-SCALED BIPOLAR CMOS STRUCTURE 2003
  • Dolgov A.N.
  • Kravchenko D.G.
  • Eremenko A.N.
  • Klychnikov M.I.
  • Lukasevich M.I.
  • Manzha N.M.
  • Romanov I.M.
RU2234165C1
METHOD FOR MANUFACTURING A MOS TRANSISTOR ON A SILICON-ON-INSULATOR STRUCTURE 2022
  • Shobolova Tamara Aleksandrovna
  • Shobolov Evgenij Lvovich
  • Surodin Sergej Ivanovich
  • Gerasimov Vladimir Aleksandrovich
  • Boryakov Aleksej Vladimirovich
  • Trushin Sergej Aleksandrovich
RU2784405C1
METHOD FOR MANUFACTURING A LATERAL DMOS TRANSISTOR WITH AN INCREASED BREAKDOWN VOLTAGE 2023
  • Shobolova Tamara Aleksandrovna
  • Shobolov Evgenij Lvovich
  • Mokeev Aleksandr Sergeevich
  • Gerasimov Vladimir Aleksandrovich
  • Serov Sergej Dmitrievich
  • Trushin Sergej Aleksandrovich
  • Kuznetsov Sergej Nikolaevich
  • Surodin Sergej Ivanovich
  • Rudakov Sergej Dmitrievich
RU2803252C1
METHOD OF MANUFACTURING A HIGH-SPEED SILICON MOS TRANSISTOR 2024
  • Shobolova Tamara Aleksandrovna
  • Shobolov Evgenij Lvovich
  • Mokeev Aleksandr Sergeevich
  • Gerasimov Vladimir Aleksandrovich
  • Serov Sergej Dmitrievich
  • Trushin Sergej Aleksandrovich
  • Kuznetsov Sergej Nikolaevich
  • Surodin Sergej Ivanovich
  • Rudakov Sergej Dmitrievich
  • Angel Maksim Nikolaevich
RU2822006C1

RU 2 018 992 C1

Authors

Krasnitskij V.Ja.

Dovnar N.A.

Smal' I.V.

Dates

1994-08-30Published

1991-05-20Filed