PROCESS OF FORMATION OF MULTILEVEL INTERCONNECTIONS OF INTEGRATED MICROCIRCUITS Russian patent published in 1995 - IPC

Abstract RU 2028696 C1

FIELD: manufacture of semiconductors. SUBSTANCE: in process of formation of multilevel interconnections of integrated microcircuits lower dielectric layer is deposited with thickness amounting to 1.3-1.4 of thickness of lower level of interconnections. After opening of windows in organic layer it is subjected to thermal ion and photon stabilization treatment. Nonselective etching of organic and dielectric layers is conducted with speed of 0.6-0.8 μm/min with heating of structure surfaces up to 200-220 C till residual thickness of dielectric layer reaches 0.1-0.3 μm above wires of interconnections with maximum thickness. Next dielectric layer is deposited. Subsequent organic layer is applied and windows are formed in it in correspondence to regions of interlevel contacts. Selective with respect to subsequent organic layer etching of following dielectric layer is conducted. After this residual subsequent organic is removed. EFFECT: manufacture of planar surface close to ideal one, realization of SLSIs with two or more levels of interconnections with enhanced density of packaging. 3 cl

Similar patents RU2028696C1

Title Year Author Number
PROCESS OF MANUFACTURE OF TWO-LEVEL COATING 1991
  • Medvedev N.M.
  • Khvorov L.I.
RU2025825C1
MANUFACTURING TECHNIQUE FOR INTEGRATED CIRCUITS WITH MULTILEVEL INTERCONNECTION 1992
  • Skorokhodov V.D.
RU2012096C1
MANUFACTURING PROCESS FOR DOUBLE-LEVEL METALLIZED LARGE-SCALE INTEGRATED CIRCUITS 1991
  • Krasnozhon A.I.
  • Frolov V.V.
  • Khvorov L.I.
RU2022407C1
METHOD OF MAKING MULTILEVEL METALLISATION OF INTEGRATED MICROCIRCUITS WITH POROUS DIELECTRIC LAYER IN GAPS BETWEEN CONDUCTORS 2011
  • Valeev Adil' Salikhovich
  • Shishko Vladimir Aleksandrovich
  • Ranchin Sergej Olegovich
  • Vorotilov Konstantin Anatol'Evich
  • Vasil'Ev Vladimir Aleksandrovich
RU2459313C1
METHOD OF SMOOTH PATTERN PRODUCTION ON INTEGRATED CIRCUITS 1990
  • Lezgjan Eh.M.
  • Valeev A.S.
  • Zheleznov F.K.
  • Krasnikov G.Ja.
  • Nalivajko A.P.
  • Kuznetsov V.O.
SU1766214A1
MANUFACTURING METHOD OF MULTI-LEVEL COPPER METALLISATION OF VLSIC 2010
  • Krasnikov Gennadij Jakovlevich
  • Valeev Adil' Salikhovich
  • Shelepin Nikolaj Alekseevich
  • Gushchin Oleg Pavlovich
  • Vorotilov Konstantin Anatol'Evich
  • Vasil'Ev Vladimir Aleksandrovich
  • Averkin Sergej Nikolaevich
RU2420827C1
FORMING OF MULTILEVEL COPPER INTERCONNECTIONS OF MICRO IC WITH APPLICATION OF TUNGSTEN RIGID MASK 2013
  • Danila Andrej Vladimirovich
  • Gushchin Oleg Pavlovich
  • Krasnikov Gennadij Jakovlevich
  • Baklanov Mikhail Rodionovich
  • Gvozdev Vladimir Aleksandrovich
  • Burjakova Tat'Jana Leont'Evna
  • Ignatov Pavel Viktorovich
  • Averkin Sergej Nikolaevich
  • Janovich Sergej Igorevich
  • Tjurin Igor' Alekseevich
RU2523064C1
METHOD FOR MANUFACTURING OF MULTILEVEL COPPER METALLISATION WITH ULTRALOW VALUE OF DIELECTRIC CONSTANT FOR INTRALAYER INSULATION 2013
  • Valeev Adil' Salikhovich
  • Krasnikov Gennadij Jakovlevich
  • Gvozdev Vladimir Aleksandrovich
  • Kuznetsov Pavel Igorevich
RU2548523C1
METHOD FOR FILLING POCKETS WITH MATERIAL 2004
  • Gromov D.G.
  • Klimovitskij A.G.
  • Mochalov A.I.
  • Sulimin A.D.
RU2258274C1
METHOD FOR PLANARIZING INSULATING LAYER OF MULTILEVEL METAL COATING IN INTEGRATED CIRCUITS 1989
  • Valeev A.S.
  • Volk Ch.P.
  • Vorotilov K.A.
  • Petrovskij V.I.
SU1736304A1

RU 2 028 696 C1

Authors

Bodnar' D.M.

Korol'Kov S.N.

Tolubaev K.G.

Dates

1995-02-09Published

1991-06-04Filed