FORMING OF MULTILEVEL COPPER INTERCONNECTIONS OF MICRO IC WITH APPLICATION OF TUNGSTEN RIGID MASK Russian patent published in 2014 - IPC H01L21/768 B82B3/00 

Abstract RU 2523064 C1

FIELD: metallurgy.

SUBSTANCE: method comprises the process of dual Damascene ICs formation through duplex rigid mask including application of insulation dielectric ply on the plate, conductors of IC multilevel metallisation being formed in dielectric body. Bottom and top layers of silicon dioxide rigid mask are applied over said insulation dielectric. Topological mask of resist is formed on top ply of duplex rigid mask to etch said top ply by said topological mask. Residual resist is removed from the surface of topological pattern formed in top layer of duplex rigid mask. Bottom layer of duplex silicon dioxide rigid mask is etched by topological patter of said top ply of duplex rigid mask. Trenches and transition contact plies are etched in every insulation dielectric ply by topological patter in duplex rigid mask. Formed trenches and transition contact openings are filled with metallisation ply and removal of residual volume of applied metal from the plate surface. Note here that tungsten ply is used as the material of rigid mask top ply.

EFFECT: higher reliability and yield.

2 cl, 10 dwg

Similar patents RU2523064C1

Title Year Author Number
MANUFACTURING METHOD OF MULTI-LEVEL COPPER METALLISATION OF VLSIC 2010
  • Krasnikov Gennadij Jakovlevich
  • Valeev Adil' Salikhovich
  • Shelepin Nikolaj Alekseevich
  • Gushchin Oleg Pavlovich
  • Vorotilov Konstantin Anatol'Evich
  • Vasil'Ev Vladimir Aleksandrovich
  • Averkin Sergej Nikolaevich
RU2420827C1
METHOD FOR MANUFACTURING OF IMPROVED MULTILEVEL COPPER METALLISATION USING DIELECTRICS WITH ULTRA LOW DIELECTRIC CONSTANT (ULTRA LOW-K) 2011
  • Valeev Adil' Salikhovich
  • Krasnikov Gennadij Jakovlevich
  • Gvozdev Vladimir Aleksandrovich
RU2486632C2
METHOD FOR MANUFACTURING OF MULTILEVEL COPPER METALLISATION WITH ULTRALOW VALUE OF DIELECTRIC CONSTANT FOR INTRALAYER INSULATION 2013
  • Valeev Adil' Salikhovich
  • Krasnikov Gennadij Jakovlevich
  • Gvozdev Vladimir Aleksandrovich
  • Kuznetsov Pavel Igorevich
RU2548523C1
METHOD OF MAKING MULTILEVEL METALLISATION OF INTEGRATED MICROCIRCUITS WITH POROUS DIELECTRIC LAYER IN GAPS BETWEEN CONDUCTORS 2011
  • Valeev Adil' Salikhovich
  • Shishko Vladimir Aleksandrovich
  • Ranchin Sergej Olegovich
  • Vorotilov Konstantin Anatol'Evich
  • Vasil'Ev Vladimir Aleksandrovich
RU2459313C1
CMOS/SOI MRAM MEMORY INTEGRATED WITH VLSI AND METHOD FOR PRODUCTION THEREOF (VERSIONS) 2012
  • Kachemtsev Aleksandr Nikolaevich
  • Kiselev Vladimir Konstantinovich
  • Fraerman Andrej Aleksandrovich
  • Jatmanov Aleksandr Pavlovich
RU2532589C2
PROCESS OF MANUFACTURE OF TWO-LEVEL COATING 1991
  • Medvedev N.M.
  • Khvorov L.I.
RU2025825C1
METHOD FOR MANUFACTURING PROGRAMMABLE MEMBERS 2003
  • Eremchuk A.I.
  • Ermakov A.S.
  • Zelentsov A.V.
  • Ignatov P.V.
  • Shishko V.A.
RU2263370C2
METHOD TO MANUFACTURE MULTI-LEVEL INTERCONNECTIONS OF INTEGRAL MICROCIRCUIT CHIPS WITH AIR GAPS 2010
  • Valeev Adil' Salikhovich
  • Shishko Vladimir Aleksandrovich
  • Ranchin Sergej Olegovich
RU2436188C1
PRODUCTION OF CHIPS WITH HEAT SINK ELEMENTS FOR THROUGH SILICON VIAS OF MULTIPLE CHIP SUPER SSICS 2013
  • Valeev Adil' Salikhovich
  • Krasnikov Gennadij Jakovlevich
  • Mitsyn Nikita Gennad'Evich
RU2546710C2
FIELD EMISSION MICROTRIODE AND METHOD OF MANUFACTURE 2006
  • Tatarenko Nikolaj Ivanovich
RU2360321C2

RU 2 523 064 C1

Authors

Danila Andrej Vladimirovich

Gushchin Oleg Pavlovich

Krasnikov Gennadij Jakovlevich

Baklanov Mikhail Rodionovich

Gvozdev Vladimir Aleksandrovich

Burjakova Tat'Jana Leont'Evna

Ignatov Pavel Viktorovich

Averkin Sergej Nikolaevich

Janovich Sergej Igorevich

Tjurin Igor' Alekseevich

Dates

2014-07-20Published

2013-01-23Filed