FIELD: manufacturing of digital equipment and integral circuits, in particular, relief generation with given topology on structure surface, when grooves, recesses, mesa-structures, membranes and other three-dimensional topological elements are produced. SUBSTANCE: method involves generation of mask on working side of substrate, emission of helium ions with energy of at least 100 keV to idle side of substrate, exposition level is detected on working side of test sample by alternation of period of crystal lattice. When its level is independent from exposition, substrate is treated in anisotropic etching agent solution. EFFECT: increased functional capabilities. 1 tbl
Title | Year | Author | Number |
---|---|---|---|
METHOD FOR CARRYING OUT GETTERING TREATMENT OF EPITAXIAL LAYERS OF SEMICONDUCTOR STRUCTURES | 1999 |
|
RU2176422C2 |
SILICON SUBSTRATE TREATMENT PROCESS | 1997 |
|
RU2120682C1 |
PROCESS OF PREPARATION OF SILICON SUBSTRATES | 1996 |
|
RU2110115C1 |
METHOD FOR GETTER TREATMENT OF SEMICONDUCTOR PLATES | 1998 |
|
RU2137253C1 |
METHOD OF PREPARATION OF SEMICONDUCTOR SUBSTRATES | 1994 |
|
RU2072585C1 |
PROCESS OF GETTERING WORKING OF SILICON SUBSTRATES | 1997 |
|
RU2134467C1 |
PROCESS FORMING MEMBRANES IN MONOCRYSTALLINE SILICON SUBSTRATE | 1995 |
|
RU2099813C1 |
METHOD FOR PROCESSING OF SILICON SUBSTRATES | 1996 |
|
RU2098887C1 |
METHOD OF OBTAINING PERIODIC PROFILES ON SURFACE OF PARATHELLURITE CRYSTALS | 2016 |
|
RU2623681C1 |
SILICON-ON-INSULATOR STRUCTURE TREATMENT METHOD | 2000 |
|
RU2193257C2 |
Authors
Dates
1998-03-10—Published
1996-08-07—Filed