FIELD: microelectronics. SUBSTANCE: transistor has insulating substrate carrying on its surface source and drain regions provided with electrodes and made of metallic-conductivity material; semiconductor sub-gate region arranged between source and drain regions; sub-gate insulation layer with gate electrode on sub-gate region surface. Transistor also has additional heavily doped semiconductor region with electrode on insulating substrate surface which abuts against sub-gate region. EFFECT: improved speed and increased operating temperature of transistor. 3 cl, 3 dwg
Title | Year | Author | Number |
---|---|---|---|
MAGNETIC-CONTROL LOGICAL GATE | 1994 |
|
RU2072590C1 |
PLANAR POWER MOS TRANSISTOR WITH SCHOTTKY BARRIER FOR SUPPRESSING DRAIN CAPACITANCE | 2002 |
|
RU2229758C1 |
METHOD FOR PRODUCTION OF TUNNELLING MULTI-GATE FIELD NANOTRANSISTOR WITH SCHOTTKY CONTACTS | 2018 |
|
RU2717157C2 |
COMPOSITE PLANAR SILICON-ON-INSULATOR NEUROSTRUCTURE FOR ULTRALARGE INTEGRATED CIRCUITS | 1999 |
|
RU2175460C2 |
PROCESS OF MANUFACTURE OF BICOS/BIMOS DEVICE | 1998 |
|
RU2141148C1 |
RANDOM-ACCESS MEMORY CELL | 2024 |
|
RU2826859C1 |
MEMORY CELL | 1984 |
|
SU1153768A1 |
PROCESS OF MANUFACTURE OF FIELD-EFFECT TRANSISTOR WITH SUBMICRONIC SHOTTKY-BARRIER GATE | 1992 |
|
RU2046453C1 |
METHOD FOR MANUFACTURING SILICON-ON-SAPPHIRE MIS TRANSISTOR | 2004 |
|
RU2298856C2 |
MODULATION-DOPED FIELD-EFFECT TRANSISTOR | 2013 |
|
RU2539754C1 |
Authors
Dates
1999-05-20—Published
1994-09-30—Filed