FIELD: integrated semiconductor microelectronics and silicon nanoelectronics; neuron-like structures for large-scale integrated circuits and computers. SUBSTANCE: neurostructure has in its base heavily doped central p+ region with p layer on its top whose conductivity is close to inherent conductivity of semiconductor; this layer separates near-surface p+ region and p+ regions of common central composite drain with respective electrodes as well as p+ regions of first and second source with respective electrodes; it also has first and second gates deposited on insulator layer under gate and formed on respective slightly doped separating p- regions of p+ source and p+ regions of drain; central p+ region in structure base is surrounded on two sides with adjacent heavily doped p+ regions and mounted on bottom insulator layer; first and second gates are made in the form of floating drains with second thin insulator layer deposited on each of them; formed on second insulator layer are n input contacts insulated from each other and from central absorbing electrode; input contacts have respective contact pads and their capacitance relative to floating gate determines weighted values and form weighted addition function by adding charges across floating gate of neurostructure with respective threshold function; each pair of respective input contacts is interconnected. In addition, either majority or minority carriers are free to move in composite slightly doped channels from structure base to its composite central drain depending on voltage across floating electrodes during implementation of weighted addition function by adding charges across floating electrodes when weights depend on capacitances of respective input contacts relative to this gate to transmit information to output contact of source common for neurostructure. EFFECT: enlarged functional capabilities of structure; greatly reduced number of communication links between parts; enhanced packing density and speed. 2 cl, 3 dwg
Title | Year | Author | Number |
---|---|---|---|
THREE-DIMENSIONAL NEUROSTRUCTURE | 1999 |
|
RU2173006C2 |
HIGH-SPEED LOW-VOLTAGE BIPOLAR GATE BUILT AROUND COMPLEMENTARY STRUCTURES | 1999 |
|
RU2173915C2 |
SUPERHIGH-SPEED SUPERINTEGRATED LARGE-SCALE METAL-OXIDE-SUPERCONDUCTOR RANDOM-ACCESS MEMORY BUILT AROUND AVALANCHE TRANSISTORS | 1999 |
|
RU2200351C2 |
MICROPOWER LOGIC ELEMENT WITH LOADING CAPACITY | 1999 |
|
RU2172064C2 |
MANUFACTURING METHOD OF TRANSISTOR WITH INDEPENDENT CONTACT TO SUBSTRATE | 2020 |
|
RU2739861C1 |
CMOS-TRANSISTOR WITH VERTICAL CHANNELS AND COMMON GATE | 2012 |
|
RU2504865C1 |
METHOD FOR MANUFACTURING PLANAR MOS POWER TRANSISTOR | 2002 |
|
RU2239912C2 |
METHOD FOR PRODUCTION OF TUNNELLING MULTI-GATE FIELD NANOTRANSISTOR WITH SCHOTTKY CONTACTS | 2018 |
|
RU2717157C2 |
METHOD FOR MANUFACTURING OF MIS-NANOTRANSISTOR WITH LOCAL AREA FOR BURIED INSULATION | 2012 |
|
RU2498447C1 |
METHOD FOR MANUFACTURING MIS TRANSISTOR WITH LOCAL SECTIONS OF BURIED INSULATOR | 2002 |
|
RU2235388C2 |
Authors
Dates
2001-10-27—Published
1999-11-15—Filed