FIELD: technologies for making transistors.
SUBSTANCE: method includes following stages: precipitation of electric-conductive material on substrate of semiconductor material, forming of shape of first parallel band electrodes with step, determined by appropriate construction rules, while areas of substrate in form of stripes between first electrodes are left open, precipitation of barrier layer, covering first electrodes down to substrate, alloying of substrate in open areas, precipitation of electric-conductive material above alloyed areas of substrate with forming of second parallel band electrodes, removal of barrier layer, near which vertical channels are left, passing downwards to non-alloyed areas of substrate between first and second electrodes, alloying of substrate in open areas of lower portion of channels, filling channels with barrier material, removal of first electrodes, during which gaps between second electrodes are left and substrate areas are opened between them, alloying of open areas of substrate in gaps, from which first electrodes were removed, removal of electric-conductive material in said gaps for restoration of first electrodes and thus making an electrode layer, containing first and second parallel band electrodes of practically even width, which are adjacent to alloyed substrate and separated from each other only by thin layer of barrier material, while, dependent on alloying admixtures, used during alloying stages, first electrodes form source or discharge electrodes, and second electrodes - respectively discharge or source electrodes of transistor structures, precipitation of insulating barrier layer above electrodes and separating barrier layers. Precipitation of electric-conductive material above barrier layer and forming in said electric-conductive material of shape of parallel band valve electrodes, directed transversely to source and discharge electrodes, thus receiving structures matrix for field transistors with very short channel length and arbitrarily large width of channel, determined by width of valve electrode.
EFFECT: ultra-short channel length of produced transistors.
11 cl, 17 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD OF MAKING MICROWAVE LDMOS-TRANSISTOR CRYSTALS WITH MULTILAYER DRIFT DRAIN REGION | 2024 |
|
RU2819581C1 |
INTEGRATED TRANSISTOR/MEMORY STRUCTURES AND ARRAY OF SUCH MATRIX-ADDRESSING STRUCTURES | 2002 |
|
RU2287205C2 |
METHOD FOR MANUFACTURING A HIGH-POWER MICROWAVE FIELD-EFFECT TRANSISTOR BASED ON A SEMICONDUCTOR HETEROSTRUCTURE BASED ON GALLIUM NITRIDE | 2022 |
|
RU2787550C1 |
METHOD FOR MANUFACTURING OF MIS-NANOTRANSISTOR WITH LOCAL AREA FOR BURIED INSULATION | 2012 |
|
RU2498447C1 |
METHOD FOR PRODUCTION OF TUNNELLING MULTI-GATE FIELD NANOTRANSISTOR WITH SCHOTTKY CONTACTS | 2018 |
|
RU2717157C2 |
MANUFACTURING METHOD OF HIGH-POWER SHF LDMOS TRANSISTORS | 2013 |
|
RU2535283C1 |
METHOD FOR MANUFACTURING SELF-SCALED BIPOLAR CMOS STRUCTURE | 2003 |
|
RU2234165C1 |
PROCESS OF FABRICATION OF SELF-SCALING FIELD-EFFECT TRANSISTOR WITH STRUCT URE OF SUPERSELF-ALIGNED BIPOLAR TRANSISTOR | 2001 |
|
RU2230392C2 |
METHOD OF MANUFACTURING SELF-COMBINED BICMOS STRUCTURE OF SUBMICROMETER SIZES | 2006 |
|
RU2329567C1 |
DESIGN OF DISCRETE MICROWAVE LDMOS-TRANSISTOR CRYSTAL WITH IMPROVED SOURCE SHIELDING BUS | 2024 |
|
RU2819579C1 |
Authors
Dates
2005-09-27—Published
2002-11-01—Filed