FIELD: electricity.
SUBSTANCE: method of field CMOS transistor formation involves precipitation of 1-10 nm thick dielectric layer with high inductive capacity rate on semiconductor substrate and application of 0.15-0.41 nm thick antimony (Sb) layer onto the dielectric layer. Metal gate is made of nickel silicide (NiSi) of 300-3000 nm thickness. Semiconductor substrate can be made of silicon (Si) with 0.1-1 nm thick SiO2 sublayer on it. Also invention claims structure manufactured by the described method.
EFFECT: control of field n-type transistor switching voltage, reduction of switching voltage of field n-type transistor with switching voltage stability increasing.
14 cl, 3 dwg, 1 ex
Title | Year | Author | Number |
---|---|---|---|
METHOD OF FIELD CMOS TRANSISTOR FORMATION USING DIELECTRICS BASED ON METAL OXIDES WITH HIGH INDUCTIVE CAPACITY RATE AND METAL GATES (VERSIONS) | 2008 |
|
RU2393586C1 |
FILM FIELD TRANSISTOR WITH METAL CHANNEL | 2017 |
|
RU2654296C1 |
METHOD FOR PRODUCTION OF TUNNELLING MULTI-GATE FIELD NANOTRANSISTOR WITH SCHOTTKY CONTACTS | 2018 |
|
RU2717157C2 |
METHOD FOR MULTILAYER GATE STRUCTURE AND STRUCTURE DESIGN | 2009 |
|
RU2498446C2 |
METHOD OF MAKING FIELD-EFFECT NANOTRANSISTOR WITH SCHOTTKY CONTACTS WITH SHORT NANOMETRE-LENGTH CONTROL ELECTRODE | 2012 |
|
RU2504861C1 |
HETEROSTRUCTURE MODULATED-DOPED FIELD-EFFECT TRANSISTOR | 2013 |
|
RU2534437C1 |
METHOD OF CMOS TRANSISTORS MANUFACTURING WITH RAISED ELECTRODES | 2006 |
|
RU2329566C1 |
FIELD-EFFECT TRANSISTOR | 2003 |
|
RU2222845C1 |
CMOS ARRAY CHIP MANUFACTURING PROCESS | 1996 |
|
RU2124252C1 |
CMOS/SOI MRAM MEMORY INTEGRATED WITH VLSI AND METHOD FOR PRODUCTION THEREOF (VERSIONS) | 2012 |
|
RU2532589C2 |
Authors
Dates
2010-06-27—Published
2008-09-30—Filed