FIELD: electricity.
SUBSTANCE: semiconductor structure of the logical element AND-NOT comprising the first and second logical transistors, the first and second injecting transistors and a substrate is made as nanosized with a stepped profile and comprises four collectors, four bases and at least four emitters on the substrate of the first type of conductivity.
EFFECT: reduced consumed power and increased efficiency.
13 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| INTEGRAL LOGICAL AND-NOT ELEMENT BASED ON LAYERED THREE DIMENSIONAL NANOSTRUCTURE | 2010 |
|
RU2452058C2 |
| INTEGRAL LOGICAL OR-NOT ELEMENT BASED ON SINGLE-LAYER 3D NANOSTRUCTURE | 2015 |
|
RU2589512C1 |
| NANOSCALE LOGIC INVERTER FOR DIGITAL DEVICES | 2020 |
|
RU2744161C1 |
| MEMORY CELL BASED ON THIN-LAYER NANOSTRUCTURE | 2010 |
|
RU2444806C2 |
| BISTABLE MEMORY CELL BASED ON SINGLE-LAYERED NANOSTRUCTURE | 2015 |
|
RU2611094C1 |
| SEMICONDUCTOR STRUCTURE OF INVERTER | 2010 |
|
RU2444090C1 |
| NANOSIZED LOGICAL DEVICE | 2020 |
|
RU2743510C1 |
| COMPLEMENTARY BIPOLAR NAND CIRCUIT (OPTIONS) | 1993 |
|
RU2094910C1 |
| METHOD OF MAKING SELF-ALIGNED HIGH-VOLTAGE INTEGRATED TRANSISTOR | 2012 |
|
RU2492546C1 |
| HIGH-VOLTAGE SELF-ALIGNED INTEGRATED DIODE | 2012 |
|
RU2492552C1 |
