FIELD: electricity.
SUBSTANCE: in the integral logical AND-NOT element based on a layered three dimensional nanostructure (the element containing the first and the second logical transistors, the first and the second injecting transistors and a substrate) the logical structure is designed to be nanosized with a stepped profile.
EFFECT: increased response speed and reduced power consumption.
18 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| INTEGRAL LOGICAL OR-NOT ELEMENT BASED ON SINGLE-LAYER 3D NANOSTRUCTURE | 2015 |
|
RU2589512C1 |
| SEMICONDUCTOR STRUCTURE OF LOGICAL ELEMENT AND-NOT | 2010 |
|
RU2444086C2 |
| MEMORY CELL BASED ON THIN-LAYER NANOSTRUCTURE | 2010 |
|
RU2444806C2 |
| NANOSCALE LOGIC INVERTER FOR DIGITAL DEVICES | 2020 |
|
RU2744161C1 |
| BISTABLE MEMORY CELL BASED ON SINGLE-LAYERED NANOSTRUCTURE | 2015 |
|
RU2611094C1 |
| SEMICONDUCTOR STRUCTURE OF INVERTER | 2010 |
|
RU2444090C1 |
| NANOSIZED LOGICAL DEVICE | 2020 |
|
RU2743510C1 |
| BIPOLAR TRANSISTOR | 1998 |
|
RU2166220C2 |
| LATERAL BIPOLAR TRANSISTOR BASED ON “SILICON ON INSULATOR” STRUCTURES AND THE METHOD FOR ITS MANUFACTURE | 2021 |
|
RU2767597C1 |
| HIGH-VOLTAGE SELF-ALIGNED INTEGRATED DIODE | 2012 |
|
RU2492552C1 |
