FIELD: electricity.
SUBSTANCE: in the semiconductor structure of the inverter comprising a substrate and semiconductor areas of the first and second type of conductivity, on the substrate there is the first semiconductor area of the second type of conductivity, formed in the form of a nanolayer with height of at least 8 nm, which is the drain of the first transistor of the first type of conductivity, to which the zero potential contact is connected; the second semiconductor area of the first type of conductivity formed in the form of the nanolayer with height of at least 8 nm, which is the source of the second transistor of the second type of conductivity, to which the supply contact is connected. On the first semiconductor area of the second type of conductivity, the first semiconductor area of the first type of conductivity is arranged, which is formed in the form of the nanolayer with height of at least 8 nm, which is the gate area of the first transistor of the first type of conductivity, which has the thin side oxide, where the input signal is sent, on the first semiconductor area of the first type of conductivity there is the second semiconductor area of the second type of conductivity formed in the form of the nanolayer with height of at least 8 nm, which is the source of the first transistor of the first type of conductivity, to which the output contact is connected. On the second semiconductor area of the first type of conductivity there is the third semiconductor area of the second type of conductivity, formed in the form of the nanolayer with height of at least 8 nm, which is the gate area of the second transistor of the second type of conductivity, having the thin side oxide, to which the input signal is sent. On the third semiconductor area of the second type of conductivity there is the third semiconductor area of the first type of conductivity, formed in the form of the nanolayer with height of at least 8 nm, which is the drain of the second transistor of the second type of conductivity, which the input contact is connected, transistors of the first and second type of conductivity are isolated with dielectric areas. The dielectric in the field with dielectric properties is represented by oxides or gases.
EFFECT: development of the semiconductor structure of the nanometre size, having lower capacity of consumption, reduced cost and having higher functionality.
2 cl, 19 dwg
Title | Year | Author | Number |
---|---|---|---|
SEMICONDUCTOR STRUCTURE OF LOGICAL ELEMENT AND-NOT | 2010 |
|
RU2444086C2 |
INTEGRAL LOGICAL OR-NOT ELEMENT BASED ON SINGLE-LAYER 3D NANOSTRUCTURE | 2015 |
|
RU2589512C1 |
INTEGRAL LOGICAL AND-NOT ELEMENT BASED ON LAYERED THREE DIMENSIONAL NANOSTRUCTURE | 2010 |
|
RU2452058C2 |
METHOD FOR INCREASING RADIATION RESISTANCE OF STATIC RAM MICROCIRCUITS ON STRUCTURES "SILICON ON SAPPHIRE" | 2019 |
|
RU2727332C1 |
METHOD FOR GENERATION OF CMOS-STRUCTURES WITH POLYSILICIC GATE | 1992 |
|
RU2056673C1 |
BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE | 1996 |
|
RU2106719C1 |
METHOD OF MANUFACTURING CMOS STRUCTURES | 2015 |
|
RU2665584C2 |
CMOS-TRANSISTOR WITH VERTICAL CHANNELS AND COMMON GATE | 2012 |
|
RU2504865C1 |
TERNARY CMOS "NOT" LOGIC ELEMENT | 2011 |
|
RU2481701C2 |
PROCESS OF FORMATION OF CMOS STRUCTURES WITH POLYSILICON GATE | 1992 |
|
RU2038647C1 |
Authors
Dates
2012-02-27—Published
2010-06-15—Filed