FIELD: process engineering.
SUBSTANCE: invention relates to electronic engineering. Production of multiple chip 3D IC by vertical assembly with the help of TSV technology comprises forming of through copper conductors in chips on silicon plate that have ledges abode face or rear side of thinned plates. Simultaneously with etching of deep vertical holes in silicon deep vertical grooves are etched in chip boundaries to fill their walls with metals with similar ledges. Through vertical conductors and through heat sink frames on plates are simultaneously connected. Note here that space between chips is sealed to up the chips bond strength. System of heat removal from every chip and the entire assembly is created.
EFFECT: complete electric shielding of multichip assembly, decreased width of gaps between chips to approx micrometers.
11 cl, 23 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD OF MAKING A PHOTOCONVERTER ON A GERMANIUM SUBSTRATE WITH A REAR CONTACT OUTPUT ON THE FRONT SIDE OF THE SEMICONDUCTOR STRUCTURE | 2019 |
|
RU2703820C1 |
METHOD FOR MANUFACTURING A PHOTOCONVERTER ON A GERMANIUM SOLDERED SUBSTRATE AND A DEVICE FOR ITS IMPLEMENTATION | 2019 |
|
RU2703840C1 |
METHOD OF MAKING HOUSING BASED ON CHIP DIMENSIONS | 2008 |
|
RU2410793C2 |
METHOD FOR MANUFACTURING THREE-DIMENSIONAL MULTICOMPONENT ELECTRONIC MODULE | 2001 |
|
RU2193260C1 |
METHOD OF MAKING SHUNT DIODE FOR SPACECRAFT SOLAR BATTERIES | 2009 |
|
RU2411607C1 |
METHOD FOR MANUFACTURING THREE-DIMENSIONAL POLYMERIC ELECTRONIC MODULE | 2001 |
|
RU2193259C1 |
MICROPACK FOR CHIP MOUNTING | 2007 |
|
RU2342736C1 |
MANUFACTURING METHOD OF MULTI-LEVEL COPPER METALLISATION OF VLSIC | 2010 |
|
RU2420827C1 |
METHOD FOR UHF HIGH-POWER TRANSISTORS MANUFACTURING | 2011 |
|
RU2463683C1 |
METHOD FOR PRODUCING POLYMERIC ELECTRONIC MODULE | 2006 |
|
RU2314598C1 |
Authors
Dates
2015-04-10—Published
2013-07-30—Filed