FIELD: electrical engineering.
SUBSTANCE: this method comprises fabrication of solid-state substrate from alloyed semiconductor of the 1st type conductivity with dopes zone of 2nd type conductivity. Then, semiconductor substrate surface is masked to expose base zone resistance area. Doping impurity is deposited on resistance exposed zone to form thereat a thin cover ply of 1st type conductivity with high concentration of doping impurity. Deposited doping impurity is subjected to up-diffusion to transform said thin cover ply into thicker ply of lower concentration of said doping impurity.
EFFECT: highly reproducible resistance at low costs.
6 cl, 3 dwg
Title | Year | Author | Number |
---|---|---|---|
MANUFACTURING METHOD OF HIGH-VOLTAGE BIPOLAR TRANSISTOR WITH INSULATED GATE | 2009 |
|
RU2420829C1 |
CMOS INTEGRATED CIRCUIT MANUFACTURING PROCESS | 1992 |
|
RU2051443C1 |
BIPOLAR CMOS STRUCTURE MANUFACTURING PROCESS | 1995 |
|
RU2106039C1 |
HIGH-VOLTAGE HIGH-TEMPERATURE QUICK-ACTING THYRISTOR WITH FIELD CONTROL | 2010 |
|
RU2472248C2 |
BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE | 1996 |
|
RU2106719C1 |
PROCESS OF MANUFACTURE OF CMOS STRUCTURE | 1990 |
|
RU1759185C |
SOLID STATE POWER TRANSISTOR PRODUCTION TECHNIQUE | 2016 |
|
RU2623845C1 |
FIELD-EFFECT P-N TRANSISTOR AND ITS MANUFACTURING PROCESS | 1992 |
|
RU2102818C1 |
PROCESS OF MANUFACTURE OF BICOS/BIMOS DEVICE | 1998 |
|
RU2141148C1 |
METHOD TO MANUFACTURE POWER SEMICONDUCTOR DEVICE | 2009 |
|
RU2510099C2 |
Authors
Dates
2015-04-20—Published
2012-01-04—Filed