FIELD: physics.
SUBSTANCE: magnetoresistive memory cell comprises a remagnetisable layer and a non-remagnetisable layer separated by a barrier layer, and writing and reading means. The memory cell further includes a fastening layer made of p- or n-type semiconductor material, the next layer of semiconductor material with an opposite type of conductivity, forming a p-n junction, comprises an address line and a bit line, situated on both sides of the listed layers of the memory cell, means of generating write currents in the address and bit lines, reading means in the form of means of measuring electrical resistance of the memory cell, as well as means of setting polarity and the value of relative electrical bias between the address and bit lines.
EFFECT: simple technique of making a magnetoresistive memory cell.
2 cl, 1 dwg
Title | Year | Author | Number |
---|---|---|---|
SPIN-TORQUE TRANSFER MAGNETORESISTIVE MRAM MEMORY ARRAY INTEGRATED INTO VLSIC CMOS/SOI WITH n+ AND p+ POLYSILICON GATES | 2012 |
|
RU2515461C2 |
MEMORY DEVICE WITH CHANGE OF RESISTANCE | 2016 |
|
RU2702271C2 |
MEMORY CELL FOR HIGH-SPEED EEPROM WITH CONTROLLED POTENTIAL OF UNDER-GATE REGION | 2011 |
|
RU2465659C1 |
MATRIX MEMORY FOR PERMANENT STORAGE | 1983 |
|
SU1105055A1 |
READ-ONLY MEMORY AND READ-ONLY MEMORY DEVICE | 1998 |
|
RU2212716C2 |
READ-ONLY MEMORY AND READ-ONLY MEMORY DEVICES | 1998 |
|
RU2216055C2 |
MAGNETIC MEMORY AND METHOD OF MANAGEMENT OF IT | 2014 |
|
RU2628221C1 |
CELL OF NONVOLATILE ELECTRICALLY PROGRAMMABLE MEMORY | 2010 |
|
RU2436190C1 |
CMOS/SOI MRAM MEMORY INTEGRATED WITH VLSI AND METHOD FOR PRODUCTION THEREOF (VERSIONS) | 2012 |
|
RU2532589C2 |
NONVOLATILE MEMORY MATRIX LOCATION | 2005 |
|
RU2302058C2 |
Authors
Dates
2016-01-20—Published
2014-11-20—Filed