FIELD: physics, computer engineering.
SUBSTANCE: invention relates to computer engineering. A magnetic random access memory cell comprises a magnetic tunnel junction having an upper electrode; a first ferromagnetic layer having a first magnetisation direction; a second ferromagnetic layer having a second magnetisation direction which can be adjusted relative to the first magnetisation direction; a tunnel barrier layer between the first and second ferromagnetic layers; and an external layer, wherein the second ferromagnetic layer is situated between the external layer and the tunnel barrier layer; wherein the magnetic tunnel junction further comprises a magnetic or metallic layer on which the second ferromagnetic layer is deposited; and wherein the second ferromagnetic layer has a thickness between 0.5 nm and 2 nm, and is configured to provide the magnetic tunnel junction with magnetoresistance which is greater than 100% by annealing at temperature of 280°C-360°C during an annealing time period of 30 min to 2.5 h, with application of a magnetic field of 0.5-2 T.
EFFECT: low spin polarised writing current with magnetoresistance of 100% or higher.
16 cl, 5 dwg
Title | Year | Author | Number |
---|---|---|---|
MAGNETIC TUNNEL JUNCTION HAVING POLARISING LAYER | 2012 |
|
RU2573756C2 |
RANDOM ACCESS THERMAL MAGNETIC ELEMENT WITH LONGER SERVICE LIFE | 2011 |
|
RU2565161C2 |
MULTIBIT CELL WITH SYNTHETIC STORAGE LAYER | 2012 |
|
RU2573457C2 |
SELF-REFERENCED MAGNETIC RANDOM ACCESS MEMORY ELEMENT COMPRISING SYNTHETIC STORAGE LAYER | 2012 |
|
RU2599948C2 |
MULTILEVEL MAGNETIC ELEMENT | 2011 |
|
RU2573205C2 |
MAGNETIC TUNNEL JUNCTION WITH IMPROVED TUNNEL BARRIER | 2012 |
|
RU2598863C2 |
METHOD OF FORMING MAGNETORESISTIVE MEMORY ELEMENT BASED ON TUNNEL JUNCTION AND STRUCTURE THEREOF | 2012 |
|
RU2522714C2 |
MRAM CELL AND METHOD FOR WRITING TO MRAM CELL USING THERMALLY ASSISTED WRITE OPERATION WITH REDUCED FIELD CURRENT | 2013 |
|
RU2599941C2 |
SELF-REFERENTIAL MRAM CELL WITH OPTIMISED RELIABILITY | 2012 |
|
RU2591643C2 |
CMOS/SOI MRAM MEMORY INTEGRATED WITH VLSI AND METHOD FOR PRODUCTION THEREOF (VERSIONS) | 2012 |
|
RU2532589C2 |
Authors
Dates
2016-01-27—Published
2012-01-18—Filed