METHOD OF REDUCING UNDESIRABLE CAPACITIVE COUPLING IN TRANSISTOR DEVICE Russian patent published in 2020 - IPC G09G3/14 H01L51/05 

Abstract RU 2710905 C1

FIELD: physics.

SUBSTANCE: invention relates to transistor devices. Transistor device comprises: source and drain conductors connected by semiconductor channel, and gate conductor connected by capacitive coupling with semiconductor channel through dielectric gate layer. Gate conductor comprises at least one portion overlapping at least a portion of at least one of said source and drain conductors, and the device further comprises a structured insulator inserted between at least a portion of one of the source and drain conductors and at least one overlapping section of the gate conductor so as to provide attenuation of capacitive coupling at least between one of the source and drain conductors and the gate conductor is stronger than any attenuation of the capacitive coupling between the semiconductor channel and the gate conductor.

EFFECT: technical result consists in attenuation of capacitive coupling between gate conductor and source and/or drain conductors.

13 cl, 4 dwg

Similar patents RU2710905C1

Title Year Author Number
PLANARISATION LAYER 2014
  • Kharding Dzhejms
  • Benech Majk
RU2679270C2
ELECTRONIC DEVICE INCLUDING ORGANIC MATERIALS 2014
  • Tsimmermann Bernd
RU2672778C2
LEAKAGE CURRENTS SUPPRESSION IN THE DEVICE ON THIN FILM TRANSISTORS 2014
  • Ridel Stefan
RU2665331C2
FIELD-EFFECT TRANSISTOR 1999
  • Berggren Rol'F Magnus
  • Gustafsson Bengt Jeran
  • Karl'Sson Jokhan Roger Aksel'
RU2189665C2
TRANSISTORS MATRIX DISTRIBUTION 2014
  • Ridel Shtefan
RU2660318C2
STACK PATTERN FORMATION 2020
  • Sokratus, Dzhozefin
  • Merton, Nil
  • Vandekerkkhove, Erve
RU2775057C2
DESIGN OF DISCRETE MICROWAVE LDMOS-TRANSISTOR CRYSTAL WITH IMPROVED SOURCE SHIELDING BUS 2024
  • Kurshev Pavel Leonidovich
  • Alekseev Roman Pavlovich
  • Tsotsorin Andrej Nikolaevich
  • Prolubnikov Pavel Vladimirovich
RU2819579C1
ADJUSTMENT OF THRESHOLD VOLTAGE DUE TO MODIFICATION OF DIELECTRIC MULTILAYER GATE STRUCTURE 2010
  • Brajan Dzh. Grin
  • Majkl P. Chudzik
  • Shutszehn' Khan'
  • Uill'Jam K. Khenson
  • Ju Ljan
  • Ehduard P. Matsevski
  • Mjunkheh Na
  • Ehduard Dzh. Novak
  • Sjaotszun' Ju
RU2538356C2
METHOD AND ELECTRIC-FIELD GENERATOR/MODULATOR FOR PRODUCING ELECTRICITY CONDUCTING AND/OR SEMICONDUCTING THREE-DIMENSIONAL STRUCTURES AND METHOD FOR KILLING THESE STRUCTURES 1999
  • Nordal' Per-Ehrik
  • Lejstad Gejrr I.
  • Gudesen Khans Gude
RU2210834C2
METHOD FOR MANUFACTURING MIS TRANSISTOR WITH LOCAL SECTIONS OF BURIED INSULATOR 2002
  • Denisenko Ju.I.
  • Krivelevich S.A.
RU2235388C2

RU 2 710 905 C1

Authors

Dzhongmen Yan

Dates

2020-01-14Published

2014-12-09Filed