PROCESS OF MANUFACTURE OF SILICON STRUCTURES WITH DIELECTRIC INSULATION OF COMPONENTS OF INTEGRATED CIRCUITS Russian patent published in 1994 - IPC

Abstract SU 1471901 A1

FIELD: microelectronics. SUBSTANCE: process is aimed at reduction of labour input in manufacture of structures by formation of sections of monosilicon of different thickness with single etching and at increased output of good structures by exclusion of operation of pattern photolithography in formation of mask for etching of sections of monosilicon with diminished thickness. Layer of silicon nitride is formed on silicon monocrystal substrate. Mask with windows to etch substrate for manufacture of monosilicon sections with diminished thickness is produced from mentioned layer. Layer of silicon oxide is grown over unmasked surface of substrate. Combination mask is formed from silicon nitride and oxide with windows to etch isolating grooves. Isolating grooves having depth equal to difference between thicknesses of monosilicon sections with increased and diminished thicknesses are etched. Silicon nitride mask is removed. Monosilicon sections with diminished thickness are formed simultaneously with etching of isolating grooves with depth equal to thickness of sections with increased thickness. Windows of mask are grown with silicon oxide by etching of substrate through mask windows of silicon nitride. Bearing layer of polysilicon is deposited on manufactured pattern. Parts of substrate are removed to open monosilicon sections with diminished and increased thickness and components of integrated circuits are formed in monosilicon sections. EFFECT: reduced labour input, increased output of good structures. 6 dwg

Similar patents SU1471901A1

Title Year Author Number
PROCESS OF MANUFACTURE OF SEMICONDUCTOR DEVICES 1989
  • Kolychev A.I.
  • Glushchenko V.N.
  • Zenin V.V.
SU1702825A1
PROCESS OF MANUFACTURE OF MICROCIRCUITS WITH DIELECTRIC INSULATION OF ELEMENTS 1990
  • Brjukhno N.A.
  • Sher T.B.
SU1686982A1
METHOD OF MANUFACTURE OF HIGH-VOLTAGE INTEGRATED CIRCUITS WITH DIELECTRIC INSULATION 1990
  • Brjukhno N.A.
  • Gromov V.I.
  • Sher T.B.
SU1739805A1
PROCESS OF MANUFACTURE OF SILICON-ON-INSULATOR STRUCTURE 1995
  • Khaustov Vladimir Anatol'Evich
RU2090952C1
METHOD OF MANUFACTURING SILICON TRANSISTOR STRUCTURES WITH DIELECTRIC INSULATION 1983
  • Dantsev O.N.
  • Komarov Ju.A.
  • Sher T.B.
SU1108966A1
PROCESS OF MANUFACTURE OF SILICON STRUCTURES WITH DIELECTRIC INSULATION OF COMPONENTS OF INTEGRATED CIRCUITS 1987
  • Prokof'Ev S.P.
  • Uritskij V.Ja.
  • Shatalov V.F.
SU1480683A1
BIPOLAR TRANSISTOR MANUFACTURING PROCESS 1995
  • Lukasevich M.I.
  • Gornev E.S.
  • Mikhajlov V.M.
  • Solov'Eva G.P.
RU2110868C1
METHOD FOR PRODUCING SILICON-ON-INSULATOR STRUCTURES 1992
  • Khaustov Vladimir Anatol'Evich
RU2070350C1
METHOD FOR PRODUCTION OF MOSFETS FOR INTEGRAL CIRCUITS 1986
  • Manzha N.M.
  • Patjukov S.I.
  • Mukhin A.M.
  • Manzha L.P.
  • Evdokimov V.L.
SU1421186A1
DIELECTRIC-ISOLATED INTEGRATED CIRCUIT MANUFACTURING PROCESS 1991
  • Brjukhno N.A.
  • Garbuz B.A.
  • Gromov V.I.
  • Kim Ju.V.
  • Kovalev G.M.
  • Smirnov V.A.
RU2024108C1

SU 1 471 901 A1

Authors

Brjukhno N.A.

Gromov V.I.

Dobrovichan P.P.

Konovalov S.A.

Opalev V.L.

Sher T.B.

Dates

1994-02-15Published

1987-03-16Filed