METHOD OF OPTICAL CHECKING OF DEFECTS IN LOWER LAYERS OF SILICON STRUCTURES Russian patent published in 1996 - IPC

Abstract SU 1819068 A1

FIELD: microelectronics. SUBSTANCE: planarizing dielectric layer is applied additionally onto checked lower layer and opened by removing top layers of structure. Coefficient of refractivity of dielectric layer is equal to 0,8-1,2 coefficient of refractivity of opened dielectric layer. Thickness d of the layer satisfies relation, where B is average depth of unevenness at surface of dielectric layer; A is aperture of objective; Δf is depth of focus of objective. EFFECT: simplified process of checking; any optical objectives may be used. 1 dwg, 1 tbl

Similar patents SU1819068A1

Title Year Author Number
METHOD FOR PRODUCING INSULATION OF SMALL-SCALE INTEGRATED CIRCUIT COMPONENTS 2002
  • Manzha N.M.
RU2236063C2
METHOD OF PRODUCING VERTICALLY EMITTING LASER WITH INTRACAVITY CONTACTS AND DIELECTRIC MIRROR 2016
  • Blokhin Sergey Anatol'Evich
  • Maleev Nikolay Anatol'Evich
  • Kuz'Menkov Aleksandr Georgievich
  • Vasil'Ev Aleksey Petrovich
  • Zadiranov Yury Mikhailovich
  • Kulagina Marina Mikhailovna
  • Ustinov Viktor Mikhailovich
RU2703938C1
PROCESS OF FORMATION OF MULTILEVEL INTERCONNECTIONS OF INTEGRATED MICROCIRCUITS 1991
  • Bodnar' D.M.
  • Korol'Kov S.N.
  • Tolubaev K.G.
RU2028696C1
METHOD FOR PRODUCING BIPOLAR-TRANSISTOR INTEGRATED CIRCUITS 1988
  • Lukasevich M.I.
  • Manzha N.M.
  • Shevchenko A.P.
  • Solov'Eva G.P.
SU1538830A1
PROCESS OF MANUFACTURE OF SEMICONDUCTOR DEVICES 1989
  • Kolychev A.I.
  • Glushchenko V.N.
  • Zenin V.V.
SU1702825A1
METHOD FOR GETTERING TREATMENT OF SEMICONDUCTOR WAFERS 2002
  • Smolin V.K.
  • Skupov V.D.
RU2215344C1
METHOD OF MAKING MULTILEVEL METALLISATION OF INTEGRATED MICROCIRCUITS WITH POROUS DIELECTRIC LAYER IN GAPS BETWEEN CONDUCTORS 2011
  • Valeev Adil' Salikhovich
  • Shishko Vladimir Aleksandrovich
  • Ranchin Sergej Olegovich
  • Vorotilov Konstantin Anatol'Evich
  • Vasil'Ev Vladimir Aleksandrovich
RU2459313C1
METHOD OF CONTROL OVER PROCESS OF WINNING OF SEMICONDUCTOR STRUCTURE 2001
  • Luchinin V.V.
RU2188477C1
METHOD FOR PRODUCING CONGRUENT BIPOLAR CMOS DEVICE 2005
  • Gribova Marina Nikolaevna
  • Manzha Nikolaj Mikhajlovich
  • Rygalin Boris Nikolaevich
  • Saurov Aleksandr Nikolaevich
RU2295800C1
METHOD OF MANUFACTURING AIR BRIDGES 2017
  • Khabibullin Rustam Anvarovich
  • Shchavruk Nikolaj Vasilevich
  • Ponomarev Dmitrij Sergeevich
  • Galiev Rinat Radifovich
RU2671287C1

SU 1 819 068 A1

Authors

Chigir' G.G.

Soloninko A.A.

Pobortsev V.N.

Charushkina L.M.

Dates

1996-10-27Published

1990-02-13Filed