FIELD: microelectronics. SUBSTANCE: method involves conformal coating of matrix with conducting layer so that full flow passes through smaller gaps between columns. Columns are formed with bulges at bases so that gaps at column bases for second direction are smaller than those for first one; conducting layer is applied in two steps; smaller gaps at base are filled first and then smaller gaps at column tops. EFFECT: facilitated procedure. 5 cl, 8 dwg
Title | Year | Author | Number |
---|---|---|---|
METHOD OF MANUFACTURE OF INTEGRATED CIRCUITS BASED ON MOSFET TRANSISTORS | 1994 |
|
RU2100873C1 |
PROCESS OF MANUFACTURE OF TWO-LEVEL COATING | 1991 |
|
RU2025825C1 |
INTEGRATED CIRCUIT WITH TWO TYPES OF TRANSISTORS | 1994 |
|
RU2100874C1 |
STORAGE CELL FOR DYNAMIC MAIN STORAGE | 1991 |
|
RU2029995C1 |
MANUFACTURING PROCESS FOR LARGE SILICON-GATE MOS INTEGRATED CIRCUITS | 1992 |
|
RU2029414C1 |
PIEZOELECTRIC PRESSURE TRANSDUCER | 1993 |
|
RU2066856C1 |
MIS STORAGE ITEM MANUFACTURING TECHNIQUE | 1990 |
|
RU2006966C1 |
TWO-GATE MIS STRUCTURE WITH VERTICAL CHANNEL | 1995 |
|
RU2106721C1 |
SEMICONDUCTOR DEVICE | 1980 |
|
SU1840207A1 |
METHOD FOR PRODUCING TYPE АВ INSULATOR-SEMICONDUCTOR STRUCTURES | 1984 |
|
SU1840208A1 |
Authors
Dates
1994-04-30—Published
1991-05-22—Filed