PROCESS OF PLASMA-CHEMICAL ETCHING OF POLYSILICON TO SILICON Russian patent published in 1998 - IPC

Abstract RU 2110114 C1

FIELD: manufacture of integrated circuits of high integration degree on bipolar transistors in agreement with self-integration technology with use of polysilicon on silicon. SUBSTANCE: process of selective plasma-chemical etching of polysilicon to silicon envisages coating of plate with dielectric layer till layer of polysilicon is deposited, removal of dielectric layer from plate surface in points of subsequent formation of working crystals of integrated circuit, deposition of polysilicon layer, coating of plate with photoresist layer, opening of windows in photoresist layer in points of subsequent etching of polysilicon layer and removal of photoresist from peripheral areas of plate outside arrangement of working crystals of integrated circuits and from intercrystalline tracks, plasma-chemical etching of polysilicon layer to dielectric with check of termination of etching and of polysilicon to silicon without any noticeable breaks of silicon plate. Thus etching of polysilicon is conducted simultaneously to dielectric on periphery of plate and to silicon in working areas with possibility of check of finish of process of etching to dielectric. EFFECT: improved efficiency and productivity of process. 1 cl, 6 dwg

Similar patents RU2110114C1

Title Year Author Number
POLYSILICON AND MONOSILICON REACTIVE ION ETCHING PROCESS 2000
  • Krasnikov G.Ja.
  • Jachmenev V.V.
  • Alekseev N.V.
  • Klychnikov M.I.
  • Kolobova L.A.
RU2192690C2
BIPOLAR TRANSISTOR MANUFACTURING PROCESS 1995
  • Lukasevich M.I.
  • Gornev E.S.
  • Mikhajlov V.M.
  • Solov'Eva G.P.
RU2110868C1
METHOD FOR MANUFACTURING INTEGRATED CIRCUITS AROUND CMOS TRANSISTORS 2000
  • Manzha N.M.
  • Klychnikov M.I.
  • Kravchenko D.G.
  • Kechkova E.A.
RU2185686C2
METHOD FOR FORMING VIA-WINDOWS 2001
  • Alekseev N.V.
  • Jachmenev V.V.
  • Eremenko A.N.
  • Novikov A.V.
  • Kolobova L.A.
RU2202136C2
BIPOLAR TRANSISTOR MANUFACTURING PROCESS 2002
  • Gornev E.S.
  • Lukasevich M.I.
  • Shcherbakov N.A.
  • Manzha N.M.
  • Morozov V.F.
  • Ignatov P.V.
RU2262774C2
PROCESS OF MANUFACTURE OF BICOS/BIMOS DEVICE 1998
  • Krasnikov G.Ja.
  • Lukasevich M.I.
  • Morozov V.F.
  • Savenkov V.N.
RU2141148C1
BIPOLAR CMOS STRUCTURE MANUFACTURING PROCESS 1995
  • Lukasevich M.I.
  • Gornev E.S.
  • Shevchenko A.P.
RU2106039C1
METHOD FOR PRODUCING VERTICAL P-N-P TRANSISTOR AS PART OF INTEGRATED CIRCUIT 1995
  • Lukasevich M.I.
  • Gornev E.S.
  • Shevchenko A.P.
  • Dzjubanova V.V.
  • Samsonov E.S.
  • Loktev A.N.
  • Shvarts K.-G.M.
RU2106037C1
PROCESS OF MANUFACTURE OF BIPOLAR COS/MOS STRUCTURE 1998
  • Lukasevich M.I.
  • Gornev E.S.
  • Morozov V.F.
  • Trunov S.V.
  • Ignatov P.V.
  • Shevchenko A.P.
RU2141149C1
BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE 1996
  • Krasnikov G.Ja.
  • Kazurov B.I.
  • Lukasevich M.I.
RU2106719C1

RU 2 110 114 C1

Authors

Lukasevich M.I.

Gornev E.S.

Bliznetsov V.N.

Gushchin O.P.

Kisljakov A.V.

Shevchenko A.P.

Jachmenev V.A.

Dates

1998-04-27Published

1995-10-23Filed