FIELD: electricity.
SUBSTANCE: two complementary transistors are combined in CMOS-transistor into a compact structure with vertical channels of p- and n-junctions which are located in parallel to each other and have common gate. The gate is isolated from channels by dielectric and shaped in non-conductive area in-between transistors. Sinks of CMOS-transistor channels are interconnected by ohmic conductors at the lower side of structure while sources of transistors have separate outputs at the upper side.
EFFECT: invention allows simplification of structure, decreasing its sizes and increasing operating speed of CMOS-transistor.
1 dwg
Title | Year | Author | Number |
---|---|---|---|
SEMICONDUCTOR DEVICE WITH LAMBDA DIODE CHARACTERISTICS | 2011 |
|
RU2466477C1 |
BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE | 1996 |
|
RU2106719C1 |
COMPLEMENTARY SEMICONDUCTOR DEVICE | 1997 |
|
RU2192691C2 |
CMOS ARRAY CHIP MANUFACTURING PROCESS | 1996 |
|
RU2124252C1 |
SEMICONDUCTOR DIODE WITH NEGATIVE RESISTANCE | 2012 |
|
RU2550310C2 |
METHOD FOR MANUFACTURING PLANAR MOS POWER TRANSISTOR | 2002 |
|
RU2239912C2 |
CMOS INTEGRATED CIRCUIT MANUFACTURING PROCESS | 1992 |
|
RU2051443C1 |
SEMICONDUCTOR DEVICE WITH NEGATIVE RESISTANCE (VERSIONS) | 2012 |
|
RU2513644C1 |
METHOD FOR MANUFACTURING SILICON-ON-SAPPHIRE MIS TRANSISTOR | 2004 |
|
RU2298856C2 |
MOS-TRANSISTOR AND METHOD OF PRODUCING MOS-TRANSISTOR | 2000 |
|
RU2245589C2 |
Authors
Dates
2014-01-20—Published
2012-06-25—Filed