FIELD: semiconductor engineering.
SUBSTANCE: proposed bipolar transistor has no gate components and gate current is conducted in insulated-gate bipolar transistor chip starting from gate lead and directly through polycrystalline silicon layers of gate electrodes to separate cells of mentioned bipolar transistor.
EFFECT: facilitated manufacture, provision for homogeneous connection.
6 cl, 7 dwg
| Title | Year | Author | Number |
|---|---|---|---|
| INTEGRATED MICROCIRCUIT OF GALVANIC DECOUPLING ON SILICON STRUCTURES ON SAPPHIRE | 2018 |
|
RU2686450C1 |
| BICMOS DEVICE AND PROCESS OF ITS MANUFACTURE | 1996 |
|
RU2106719C1 |
| SEMICONDUCTOR INSTRUMENT | 2010 |
|
RU2437183C1 |
| METHOD OF MANUFACTURING CMOS STRUCTURES | 2015 |
|
RU2665584C2 |
| METHOD OF MANUFACTURING SELF-COMBINED BICMOS STRUCTURE OF SUBMICROMETER SIZES | 2006 |
|
RU2329567C1 |
| BIPOLAR CMOS DEVICE AND ITS MANUFACTURING PROCESS | 2003 |
|
RU2282268C2 |
| MANUFACTURING METHOD OF HIGH-VOLTAGE BIPOLAR TRANSISTOR WITH INSULATED GATE | 2009 |
|
RU2420829C1 |
| METHOD FOR PRODUCTION OF MOSFETS FOR INTEGRAL CIRCUITS | 1986 |
|
SU1421186A1 |
| PROCESS OF MANUFACTURE OF BIPOLAR COS/MOS STRUCTURE | 1998 |
|
RU2141149C1 |
| METHOD FOR PRODUCING CONGRUENT BIPOLAR CMOS DEVICE | 2005 |
|
RU2295800C1 |
