FIELD: information technology.
SUBSTANCE: bit cells include a source line formed in a first plane and a bit line formed in a second plane. The bit line has a longitudinal axis which is parallel to a longitudinal axis of the source line, and the source line overlaps at least a portion of the bit line.
EFFECT: reducing the area of the semiconductor substrate occupied by an STT-MRAM cell.
23 cl, 10 dwg
Title | Year | Author | Number |
---|---|---|---|
RECORDING OPERATION FOR MAGNETORESISTIVE RANDOM ACCESS MEMORY WITH SPIN TRANSFER TORQUE WITH REDUCED SIZE OF BIT CELL | 2009 |
|
RU2471260C2 |
MEMORY CELL AND METHOD OF FORMING MAGNETIC TUNNEL JUNCTION (MTJ) OF MEMORY CELL | 2009 |
|
RU2469441C2 |
SPIN TRANSFER TORQUE MAGNETORESISTIVE RANDOM-ACCESS MEMORY AND DESIGN METHODS | 2008 |
|
RU2427045C2 |
MEMORY DEVICE WITH CHANGE OF RESISTANCE | 2016 |
|
RU2702271C2 |
MAGNETORESISTIVE RANDOM ACCESS MEMORY DEVICE WITH SHARED SOURCE LINE | 2008 |
|
RU2455711C2 |
CONTROL OF WORD LINE TRANSISTOR SIGNAL LEVEL FOR READING AND RECORDING IN MAGNETORESISTIVE RAM WITH TRANSFER OF SPIN TORQUE | 2008 |
|
RU2419894C1 |
MAGNETIC MEMORY AND METHOD OF MANAGEMENT OF IT | 2014 |
|
RU2628221C1 |
METHOD FOR WRITING IN MRAM-BASED MEMORY DEVICE WITH REDUCED POWER CONSUMPTION | 2011 |
|
RU2546572C2 |
PROGRAMME-CONTROLLED LOGIC CIRCUIT USING SPIN-TORQUE TRANSFER MAGNETORESISTIVE DEVICES | 2008 |
|
RU2420865C1 |
CMOS/SOI MRAM MEMORY INTEGRATED WITH VLSI AND METHOD FOR PRODUCTION THEREOF (VERSIONS) | 2012 |
|
RU2532589C2 |
Authors
Dates
2012-10-20—Published
2009-03-23—Filed